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Abstract—This paper proposes an optimization method to 
design the parameters of controls for power converters in order 
to achieve a very fast dynamic response while remaining stable 
and robust over the desired operation region. The proposed 
optimization algorithm is applied to different analog controls and 
is used to compare the dynamic response of the Voltage mode, 
V2 and V2IC control for different cases in order to evaluate 
which control presents the best performance in terms of dynamic 
response and stability robustness to system tolerances. 
Index Terms—control of DC/DC converters, fast, robustness, 
voltage mode, v2, v2ic, optimization. 
I. INTRODUCTION 
Increasingly demanding loads and applications requiring 
voltage reference tracking have lead the industry and aca-
demics to develop novel controls in order to achieve a very 
fast dynamic response for Buck converters. But thorough 
comparison between control alternatives is lacking. 
In the case of digital controls, the Minimum Time control 
[1], [2] and the Centric-based control [3] can achieve the 
best possible dynamic response, although tolerances of the 
converter and parasitic elements limit their performance in 
real-world applications. Novel digital controls should be 
compared to them or to the benchmark limits derived from 
the Natural Trajectories [4] that the Centric-based control uses. 
But, in some cases, analog controls are preferable because 
of simplicity or because the switching frequency is too high to 
allow digital control. In [5], the dynamic response of different 
modulation techniques are evaluated by exploring their small-
signal characteristics. However, it seems more appropriate to 
study the large-signal behavior of the controls. 
The comparison of different analog controls is not easy 
as the tuning of the different parameters of the control can 
greatly vary the dynamic response of the control. Furthermore, 
the power stage plays a critical role in the dynamic behavior. 
Consequently, a control could behave very well in a certain 
design with a big output capacitor and worse with a smaller 
output capacitor. Therefore, the designer of power converters 
does not have a clear view of the possibilities of each control. 
This paper proposes an algorithm to optimize the parameters 
of different controls of power converters which, not only 
optimizes the dynamic response of the control for the nominal 
case, but assures stability over a wide rage of conditions. 
Specifically, the algorithm assures stability under the whole 
operating region and under variations of passive elements due 
to tolerances. It is based on Discrete Modeling to compute the 
large-signal behavior and in the Floquet Theory to evaluate 
the stability of the converter at several points of operation. 
With this method, a comparison of the optimized dynamic 
responses of Voltage Mode, V2 and V2IC control is carried 
out to evaluate which control is more suitable for each 
specification. 
The paper is organized as follows: section II reviews the 
fundamentals of Voltage mode, V2 and V2IC control, section 
III compares the controls based on a proposed optimization 
algorithm and discusses the results, section IV validates exper-
imentally the designs obtained from the optimization algorithm 
and section V summarizes the comparison of the controls and 
provides some conclusions derived from the study. All the 
simulation results shown in the paper are obtained from the 
program Simplis. 
II. REVIEW OF VOLTAGE MODE, V2 AND V2IC CONTROL 
Voltage mode control, fig. la, is the most common approach 
to control a buck converter. It only employs a linear controller 
to regulate the ouput voltage and a ramp signal to create the 
PWM. A type-Ill controller is usually used in order to boost 
the phase at the crossover frequency. 
V2 [6], fig. lb, is a ripple-based control that uses the 
output voltage as the triangular signal for the PWM. As a 
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(a) Constant frequency Voltage Mode control. 
(b) Constant frequency V peak control. 
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(c) Constant frequency V2IC peak control. 
Fig. 1: Architecture of different analog controls with fixed frequency 
modulation. 
consequence, when the converter is perturbed with a load 
disturbance, the output voltage changes which changes the 
duty cycle and the system is able to react very fast. A 
compensating ramp can be added to help to stabilize the 
converter [7]. 
V2IC [8], fig.lc, is also a ripple-based control that uses both 
the output voltage and the current through the output capacitor 
as the triangular signal for the PWM. As the current through 
the output capacitor is the inductor current minus the output 
current, this control presents inherently a feed-forward of the 
output current and, thus, it is very fast under load disturbances. 
The current through the output capacitor is sensed indirectly 
by means of a trans-impedance amplifier [9] in order not to 
introduce losses in the converter. The reference [10] presents 
an accurate small-signal model of a simplified version of V2IC. 
III. COMPARISON OF VOLTAGE MODE, V2 AND V2IC 
This section compares the dynamic response under load 
disturbances and voltage reference steps of Voltage mode, V2 
and V2IC control with constant frequency modulation. The 
comparison is done for several sizes and technologies of output 
capacitors: a 300/xF OS-CON cap, a 300/xF ceramic cap and a 
30/JF ceramic cap. The section is divided in three subsections 
where: 
• subsection III-A explains the proposed optimization algo-
rithm to design controls of power converters. This method 
is used later to optimize the controls of the comparison 
for a very fast and robust dynamic response. 
• subsection III-B shows the optimized responses of the 
controls and subsection III-C discusses the results. 
• subsection III-D shows how a Voltage mode control 
can behave very fast but with poor robustness. This 
is interesting for systems where the tolerances of the 
passives are very narrow and, therefore, inherently robust. 
A. Proposed optimization algorithm 
The proposed optimization algorithm uses the Discrete 
modeling to compute the dynamic behavior of the converter 
and the Floquet theory to analyze its stability. 
The dynamic behavior of power converters can be 
accurately modeled by means of Discrete Modeling together 
with Floquet theory [11]. Not only a discrete model of 
the form of Xk+i = f(xk) can be derived but the whole 
time-domain waveform can be reconstructed. The stability of 
the power converter can be analyzed by means of the Floquet 
theory which is able to predict sub-harmonic oscillations 
[11]. The major advantages of these techniques are the 
accuracy, the simplicity of including parasitic elements and 
the extension of the methodology to other controls. Notice in 
fig.l that the converters present all the significant parasitic 
elements, the passives of the linear controller and even the 
real current sensor of V2IC to evaluate mismatches. The 
models used in the algorithm contain all these parameters in 
order to assure robustness. 
Figure 2 shows a conceptual scheme of the optimization 
algorithm. In order to design robust controls of power con-
verter, not only the dynamic behavior at nominal operation 
needs to be optimized but the system needs to be stable and 
within dynamic requirements over all the desired region of 
operation and under changes in the value of parameters of the 
power stage due to tolerances. This means that the stability 
needs to be assessed at different conditions. Also, the values 
of the passive elements need to be implementable in practice. 
The optimization process takes into account all these and 
reject the solutions that do not comply with the requirements. 
Consequently, the final design of the control is both fast and 
robust. 
Stable over operation region and regarding 
tolerances of the converter 
Large-signal 
dynamic behavior Maximum overcurrent 
stat ble unstable 
Static 
constraints 
• 
C ± 20% 
ESR ± 25% 
ESL ± 70% (including ESL of layout) 
Optimization of the 
transient response 
Dynamic 
constraints 
4 
I tuple mentante passives 
Fast and robust control 
Maximum overvoltage 
V0ut 
Fig. 2: Proposed optimization algorithm of the transient response taking into account static and dynamic constraints. 
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Fig. 3: Comparison of the dynamic behavior of Voltage mode, V2IC and V2 under voltage reference steps and load steps for different size 
of capacitors and capacitors technologies. Voltage reference step IV —>• 2V (upper graphs). Load step 0A —>• 8A (lower graphs). 
B. Results 
The power stage of the Buck converter is as follows: Fsw = 
300kHz, Vin = bV, Vout = IV ^ 2V, Iout = 0A ^ SA, 
L = 1.3fiH. The discrete model also includes the ESR and 
ESL of the output capacitor (specified later for each case), 
the on-resistances of the switches (50mO) and the ESR of the 
inductor ( lOmfí) . 
Each control is designed for a fast and robust dynamic 
response possible using the proposed methodology. The op-
timization algorithm is setup in the following way: 
• Voltage mode and V2IC are optimized for load distur-
bances and voltage reference steps whereas V2 is only 
optimized for load steps as it is very slow under voltage 
reference steps. 
The converter needs to be stable over the whole opera-
tion region and accounting for tolerances of the passive 
elements. The operation region is as follows: the output 
voltage can vary from I V to 4V and the output current 
can vary from 0A to 10A. The tolerances of the passive 
elements are as follows: for the output capacitor, C ± 2 0 % , 
for the inductor, L ± 20%, and for the ESL of the output 
capacitor, ESL±70%. It is important to point out that the 
ESL considers also the additional inductance introduced 
by the layout and, consequently, the range of variation of 
the ESL can be large. 
• Only capacitance values greater than lOpF are allowed in 
the linear controllers so that the design is implementable 
in practice. 
Fig.3 shows the comparison of the dynamic response under 
voltage reference steps and load steps of the voltage mode, V2 
and V2IC control for different sizes of capacitors and different 
capacitor technologies. An OS-CON capacitor of 300,uF is 
used in fig.3a, a ceramic capacitor of 300,uF is used in fig.3b 
and a ceramic capacitor of 30fiF is used in fig.3c. The results 
are obtained from the program Simplis. 
C. Discussion 
First, examine the dynamic response of V2IC under the 
positive voltage reference step in fig.3b and fig.3c. The control 
commands a lengthy on-time and then a lengthy off-time 
to reach steady-state without overshooting. These transients 
are very similar to the transient response of the digital 
Minimum time control [1],[2] which is the fastest that can be 
done to reach the steady-state. This shows that the controls 
are truly optimized which gives more value to the comparison. 
The evaluation of the comparison is as follows: 
• Voltage mode achieves a good dynamic response under 
voltage reference step. Under the load step, the voltage 
drop is larger than in the case of the other controls but it 
can be acceptable. 
. V2 exhibits a very slow dynamic response under voltage 
reference step so fig.3 does not include the V2 control for 
the voltage reference steps. Under load steps, V2 reacts 
extremely fast for high capacitance values and high ESR, 
recovering from the load step in one clock cycle. For 
ceramic capacitors, the converter oscillates under a load 
step achieving a very poor response time. As seen, a good 
transient response cannot be reached with V2 control with 
a low ESR capacitor. In order to improve the dynamic 
response, current information has to be added to the fast 
loop. The current information can be the inductor current, 
what is known as V2 with hybrid ramp compensation 
[12], or the current through the output capacitor, what is 
then known as V2IC control. 
• V2IC achieves the overall best response of all controls. 
It achieves an excellent dynamic behavior under voltage 
reference steps and under load steps for low and high 
capacitance values. 
D. A very fast voltage mode control 
For the comparison of the previous section, the optimization 
is set up to design a fast and robust control by taking into 
account a stability analysis over the whole operating region 
and regarding tolerances of the system. Specifically, recall 
that the optimization assured stability for changes in the value 
of the output capacitor and in the inductor of ±20% over the 
nominal value. For these tolerances, the transient response of 
V2IC is better than the transient response of Voltage mode. 
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Fig. 4: Comparison of the dynamic behavior of Voltage and V2IC 
under voltage reference steps and load steps. Optimized assuming 
very narrow tolerances of passive elements. 
Now, a new comparison is carried out assuming a very 
narrow tolerance of the passive elements. Figure 4 compares 
the Voltage mode and V2IC controls optimized assuming a 
tolerance of only ±5% in the value of the output capacitor 
and the inductor. Notice that the response of V2IC is the 
same as in fig.3c where tolerances of ±20% are assumed. 
This means that the fast dynamic response of V2IC is very 
robust. Notice also that, now, Voltage mode control achieves 
almost the same response as V2IC control. 
Figure 5 shows the Bode diagram of the linear controller 
and the voltage loop of the two designs of Voltage mode 
control. The first Bode plot (fig.5a) corresponds to the robust 
design of fig.3c. The phase margin is 58° and the bandwidth 
of the control is 56.5kHz, just below fsw/5. The second 
Bode plot (fig.5b) corresponds to the robust design of fig.4. 
The phase margin is 55° and the bandwidth of the control 
is 80.5kHz, above fsw/5. This frequency is commonly 
a practical limit in the design of the bandwidth of linear 
controllers. 
Several conclusions can be derived from this section. First, 
V2IC exhibits a very fast and robust dynamic response. On the 
other hand, Voltage mode control needs to be slower in order 
to be robust. In the case that the tolerances of the passives are 
narrow and, therefore, the system is inherently robust, Voltage 
mode control can achieve an excellent dynamic response. 
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Fig. 5: Bode plots of two different designs. The Voltage loop transfer 
function, L(wj), is shown in black and the transfer function of the 
linear controller, Hv(wj), is shown in grey. The figures also show 
the corresponding bandwidth and phase margin of the loop gain and 
the poles and zeros of the controllers. 
This section validates the optimized designs of a Voltage 
mode and V2IC of a 300kHz Buck converter to prove that 
the designs of the proposed optimization algorithm that is 
used in the comparisons are feasible. The Buck converter has 
the following specifications: Fsw = 300kHz, Vin = 5V, 
Vout = IV <H- 2V, Iout = 0A <->• 8A, C = 40/iF, 
L = \.3¡JÍH. The power stage also includes the ESR (4mfi) 
and ESL (600pH) of the output capacitor, the on-resistances of 
the switches (30rnil for the high-side MOSFET and 14.2rnil 
for the low-side MOSFET) and the ESR of the inductor 
(15mft). 
Each control is designed for a fast and robust dynamic 
response possible using the proposed methodology. The op-
timization algorithm is setup in the following way: 
• The controls are optimized for load disturbances and 
voltage reference steps. 
• The converter needs to be stable over the whole opera-
tion region and accounting for tolerances of the passive 
elements. The operation region is as follows: the output 
voltage can vary from IV to 4V and the output current 
can vary from 0A to 10A. Only the tolerance of the ESL 
of the output capacitor is taken into account, which is 
ESL ± 70%. 
• Only capacitance values greater than lOpF in the linear 
controllers are allowed so that the design is imple-
mentable in practice. 
Notice that the tolerances of the capacitor and the inductor 
are not considered in the optimization algorithm. This is 
because when the stability under variations of the power 
stage is not considered, a very fast Voltage mode control 
is designed (refer to subsection III-D). Therefore, it is very 
interesting to validate the feasibility of this very fast Voltage 
mode control. 
Figures 6a and 6b show the experimental validation of the 
Voltage mode control. The figure shows the transient response 
under a negative voltage reference step from 2V to IV and 
a negative load step from 6A to 0A. The converter is able 
to react within three clock cycles both in simulation results 
and in the experimental prototype, validating that the Voltage 
mode control designed with the proposed optimization 
methodology can be implemented in practice and achieves 
very fast transient responses. 
Figures 7a and 7b show the experimental validation of the 
V2IC control. The figure shows the transient response under a 
negative voltage reference step from 2V to IV. The converter 
is able to react within three clock cycles both in simulation 
results and in the experimental prototype, validating the V2IC 
design that the optimization algorithm yields. 
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Fig. 6: Experimental validation of the optimized design of Voltage Fig. 7: Experimental validation of the optimized design of V Ic 
mode control of a 300kHz Buck converter. Load step (a) and voltage control of a 300kHz Buck converter. Load step (a) and voltage 
reference step (b). reference step (b). 
TABLE I: Summary of the comparison of the dynamic behavior of Voltage mode (VM), V2 and V2IC control for different output capacitors. 
Tolerances considered: L ± 20%, C ± 20%, ESL ± 70%. 
LOAD STEP 
OSCON CERAMIC CERAMIC 
C = 300/xF C = 300/xF C = 30/xF 
ESR=13.3mf2 ESR = 0.3mf2 ESR = 3.3m! 
VM medium medium good 
V2 excellent bad bad 
V2IC excellent excellent excellent 
V. SUMMARY AND CONCLUSIONS 
An optimization algorithm to design the control of power 
converters for a very fast and robust dynamic behavior 
has been proposed and validated in simulation and in an 
experimental prototype. Using the algorithm, the optimized 
transient responses of Voltage mode, V2 and V2IC have 
been compared under different output capacitors: a 300/JF 
OS-CON cap, a 300/xF ceramic cap and a 30 fj,F ceramic 
cap. As optimized controls are compared, the study is very 
meaningful. Table I shows a summary of the comparison. 
As a result of the comparison, several conclusions have been 
drawn: 
• V2IC is a very appropriate control in order to achieve very 
fast and robust dynamic response under load disturbances 
and voltage reference steps. 
. If high-ESR capacitors are used and the application does 
not require voltage reference tracking, V2 control is 
preferable because of its simplicity. 
• As opposed to V2IC, the dynamic performance of Voltage 
mode control is constrained by robustness issues. Voltage 
mode needs to be designed slower in order to maintain 
stability regarding the range of variation of the passives 
of the power stage due to tolerances. 
For closed systems where the power stage is not suscep-
tible to be changed by the end-user and the tolerances 
of the passive elements are very narrow, the converter is 
inherently robust. For these cases, Voltage mode control 
can be preferable, achieving very similar results as V2IC. 
This means that, in order to achieve a very fast dynamic 
response, a traditional Voltage mode control can be sufficient 
if the tolerances of the system are narrow. However, if the tol-
erances are wide, which is the typical case, V2IC is preferable. 
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